 | mulyanto on Design Examples For Xilinx Uni… |
 | Sruthi Manchala on Design Examples For Xilinx Uni… |
| mulyanto on About Mulyanto |
 | Ajung on About Mulyanto |
| mulyanto on About Mulyanto |
 | sarwan sharma on About Mulyanto |
 | Mona on Design Examples For Xilinx Uni… |
 | NITIN GUPTA on Design Examples For Xilinx Uni… |
| Mona on Design Examples For Altera Ter… |
 | poonam on About Mulyanto |
| Mona on Design Examples For Xilinx Uni… |
 | kassytan on Verilog task for loading text … |
 | GiorgioViklo on Verilog task for loading text … |
 | Lina on Design Examples For Xilinx Uni… |
| Lina on Design Examples For Xilinx Uni… |
Posted by mulyanto on May 31, 2007
You can use the readline and writeline in VHDL like the readln and writeln in c code. For further information about readline and writeline read the $Modeltech\vhdl_src\std\textio.vhd.
Download here, the example of readline and writeline :
