 | mulyanto on Design Examples For Xilinx Uni… |
 | Sruthi Manchala on Design Examples For Xilinx Uni… |
| mulyanto on About Mulyanto |
 | Ajung on About Mulyanto |
| mulyanto on About Mulyanto |
 | sarwan sharma on About Mulyanto |
 | Mona on Design Examples For Xilinx Uni… |
 | NITIN GUPTA on Design Examples For Xilinx Uni… |
| Mona on Design Examples For Altera Ter… |
 | poonam on About Mulyanto |
| Mona on Design Examples For Xilinx Uni… |
 | kassytan on Verilog task for loading text … |
 | GiorgioViklo on Verilog task for loading text … |
 | Lina on Design Examples For Xilinx Uni… |
| Lina on Design Examples For Xilinx Uni… |
Posted by mulyanto on May 31, 2007
If you plan your design will be implemented in FPGA, you have use the syncronous memory. In the simulation phase, you can use the generic behavioral memory design, but in the fpga implementation phase you have change the generic behavioral memory into the vendor memory(Xilinx Core or Altera Megafunction).
Here is the generic behavioral memory code :
ropi said
thx maaan, helped
Damien said
Thank you very much! Very helpful!